Patent

Docket No.: TRAN-P193

Information Disclosure Statement Transmittal

I hereby certify that this transmittal of the below described document is being deposited with the United States Postal Service in an envelope bearing First Class Postage and addressed to the Commissioner of Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the below date of deposit.					
Date of Deposit:	02/23/04	Name of Person Making the Deposit:	KATHERINE RINALDI	Signature of the Person Making the Deposit:	Katherine Rinaldi

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): David Kuei

Serial No.: 10/769,140 Group Art Unit:

Filed: 01/29/04 Examiner:

Title: FRACTIONAL BIASING OF SEMICONDUCTORS

Commissioner of Patents
P. O. Box 1450
Alexandria, VA 22313-1450
Sir:

Information Disclosure Statement Transmittal

Transmitted herewith is the following:

..... Formal drawings, totaling ..... sheets.
..... Informal drawings, totaling ..... sheets.
..... Certification for PTO Consideration
..X.. Information Disclosure statement (1 sheet)
..... Information Disclosure statement and late filing fee
..X.. Form 1449
..... Petition for Extension of Time
..X.. Other: REFERENCES

Fee Calculation (for other than a small entity)

Fee Items	Fee Rate	Total
Petition for Extension of Time (fee calculated elsewhere	$ .00	
Information Disclosure Statement, late filing	$180.00	
Other:		
Total Fees		$0.00

PAYMENT OF FEES

1. The full fee due in connection with this communication is provided as follows:

[X] The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085 .
A duplicate copy of this authorization is enclosed.

[ ] A check in the amount of $

[ ] Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

kgr 7/98

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

Date: 2/23/2004

By: _____
Anthony C. Murabito
Reg. No. 35,295

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No.: TRAN-P193

Inventor(s): David Kuei

Group Art Unit:

Filed: 01/29/04

Examiner:

Serial No.: 10/769,140

Title: FRACTIONAL BIASING OF SEMICONDUCTORS

Commissioner of Patents
P. O. Box 1450
Alexandria, VA 22313-1450

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(b)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(b) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following U.S. Patents:

Pat. No.	Pat. Title	Grant Date
6,489,224	METHOD FOR ENGINEERING THE THRESOLD VOLTAGE OF A DEVICE USING BURIED WELLS	12/03/02
6,218,708	BACK-BIASED MOS DEVICE AND METHOD	04/17/01
6,087,892	TARGET ION/IOFF THRESHOLD TUNING CIRCUIT AND METHOD	07/11/00
6,303,444	METHOD FOR INTRODUCIING AN EQUIVALENT RC CIRCUIT IN A MOS DEVICE USING RESISTIVE WELLS	10/16/01
6,048,746	METHOD FOR MAKING DIE-COMPENSATED THRESHOLD TUNING CIRCUIT	04/11/00
6,091,283	SUB-THRESHOLD LEAKAGE TUNING CIRCUIT	07/18/00

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

Date: 2/23/2004

By: _____
Anthony C. Murabito
Reg. No. 35,295

Attorney Docket No.: TRAN-P193

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s): David Kuei

Group Art Unit:

Filed: 01/29/04

Examiner:

Serial No.: 10/769,140

Title: FRACTIONAL BIASING OF SEMICONDUCTORS

Form 1449

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
	A	6,489,224	12/03/02	Burr	438	526	05/31/01
	B	6,218,708	04/17/01	Burr	257	372	02/25/98
	C	6,087,892	07/11/00	Burr	327	534	06/08/98
	D	6,303,444	10/16/01	Burr	438	289	10/19/00
	E	6,048,746	04/11/00	Burr	438	17	06/08/98
	F	6,091,283	07/18/00	Murgula et al.	327	537	02/24/98

Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation Yes	Translation No
	G							
	H							
	I							

Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	J	
	K	
	L	

Examiner	Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.